Hex Gate

The MC14572UB hex functional gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate.

Features

- Diode Protection on All Inputs
- Single Supply Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- NOR Input Pin Adjacent to V_{SS} Pin to Simplify Use As An Inverter
- NAND Input Pin Adjacent to V_{DD} Pin to Simplify Use As An Inverter
- NOR Output Pin Adjacent to Inverter Input Pin For OR Application
- NAND Output Pin Adjacent to Inverter Input Pin For AND Application
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load over the Rated Temperature Range
- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable*

MAXIMUM RATINGS (Voltages Referenced to VSS)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V _{DD}	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V _{in} , V _{out}	–0.5 to V _{DD} + 0.5	V
Input or Output Current (DC or Transient) per Pin	I _{in} , I _{out}	±10	mA
Power Dissipation, per Package (Note 1)	PD	500	mW
Ambient Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Lead Temperature (8-Second Soldering)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating: Plastic "P and D/DW"

Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.




ON Semiconductor[®]

http://onsemi.com

MARKING DIAGRAMS





VVL	
YY	= Year
	14/- 1 14/1

- WW = Work Week G
 - = Pb-Free Package


ORDERING INFORMATION

Device	Package	Shipping [†]
Device	Гаскауе	Shipping
MC14572UBCPG	PDIP-16 (Pb-Free)	25 Units / Rail
MC14572UBDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14572UBDR2G	SOIC-16 (Pb-Free)	2500/Tape & Reel
NLV14572UBDR2G*	SOIC-16 (Pb-Free)	2500/Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PIN ASSIGNMENT						
	1•	16] V _{DD}			
	2	15] IN 2 _F			
	3	14] IN 1 _F			
IN _B [4	13] OUT _F			
оотс [5	12] IN _E			
IN 1 _C	6	11] OUT _E			
IN 2 _C [7	10] IN _D			
v _{ss} [8	9] OUT _D			

LOGIC DIAGRAM



CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			– 55°C 25°C				125			
Characteristic	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" L V _{in} = V _{DD} or 0	evel V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD} "1" L	evel V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage "0" Li $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	evel V _{IL}	5.0 10 15		1.0 2.0 2.5		2.25 4.50 6.75	1.0 2.0 2.5	- - -	1.0 2.0 2.5	Vdc
"1" L' (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	evel V _{IH}	5.0 10 15	4.0 8.0 12.5	- - -	4.0 8.0 12.5	2.75 5.50 8.25		4.0 8.0 12.5		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Irce	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	- - -	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5		- 0.7 - 0.14 - 0.35 - 1.1		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- -	0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	-	±0.1	-	± 0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Packa	ge) I _{DD}	5.0 10 15	_ _ _	0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	- - -	7.5 15 30	μAdc
Total Supply Current (Notes 3, (Dynamic plus Quiescent, Per Package) (C_L = 50 pF on all outputs, buffers switching)	, .	5.0 10 15	$ I_{T} = (1.89 \ \mu A/kHz) \ f + I_{DD} I_{T} = (3.80 \ \mu A/kHz) \ f + I_{DD} I_{T} = (5.68 \ \mu A/kHz) \ f + I_{DD} $			μAdc				

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L - 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.006.

SWITCHING CHARACTERISTICS (Type 5) (CL = 50 pF, TA = 25° C)

Characteristic	Symbol	V _{DD}	Min	Typ (Note 6)	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	t _{TLH}	5.0 10 15	- - -	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 17 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 15 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	90 50 40	180 100 80	ns

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Test Circuits and Waveforms

PACKAGE DIMENSIONS


PDIP-16 CASE 648-08 **ISSUE T**



- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION I TO CENTER OF LEADS WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
Н	0.050	0.050 BSC		BSC	
J	0.008	0.015	0.21	0.38	
к	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0 °	10 °	0 °	10 °	
s	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS



ON Semiconductor and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.om/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components insystems intended for sugrical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and easonable attorney fees arising out of, directly or indirectly any claim of personal injury or death associated with such uninte

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support: Order Lit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative